-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathInputParameter.h
More file actions
123 lines (103 loc) · 4.94 KB
/
InputParameter.h
File metadata and controls
123 lines (103 loc) · 4.94 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
//Copyright (c) 2015-2016, UT-Battelle, LLC. See LICENSE file in the top-level directory
// This file contains code from NVSim, (c) 2012-2013, Pennsylvania State University
//and Hewlett-Packard Company. See LICENSE_NVSim file in the top-level directory.
//No part of DESTINY Project, including this file, may be copied,
//modified, propagated, or distributed except according to the terms
//contained in the LICENSE file.
#ifndef INPUTPARAMETER_H_
#define INPUTPARAMETER_H_
#include <iostream>
#include <string>
#include <vector>
#include <stdint.h>
#include "typedef.h"
using namespace std;
class InputParameter {
public:
InputParameter();
virtual ~InputParameter();
/* Functions */
void ReadInputParameterFromFile(const std::string & inputFile);
void PrintInputParameter();
/* Properties */
DesignTarget designTarget; /* Cache, RAM, or CAM */
OptimizationTarget optimizationTarget; /* Either read latency, write latency, read energy, write energy, leakage, or area */
int processNode; /* Process node (nm) */
int64_t capacity; /* Memory/cache capacity, Unit: Byte */
long wordWidth; /* The width of each input/output word, Unit: bit */
DeviceRoadmap deviceRoadmap; /* ITRS roadmap: HP, LSTP, or LOP */
vector<string> fileMemCell; /* Input file name of memory cell type */
int temperature; /* The ambient temperature, Unit: K */
double maxDriverCurrent; /* The maximum driving current that the wordline/bitline driver can provide */
WriteScheme writeScheme; /* The write scheme */
double readLatencyConstraint; /* The allowed variation to the best read latency */
double writeLatencyConstraint; /* The allowed variation to the best write latency */
double readDynamicEnergyConstraint; /* The allowed variation to the best read dynamic energy */
double writeDynamicEnergyConstraint; /* The allowed variation to the best write dynamic energy */
double leakageConstraint; /* The allowed variation to the best leakage energy */
double areaConstraint; /* The allowed variation to the best leakage energy */
double readEdpConstraint; /* The allowed variation to the best read EDP */
double writeEdpConstraint; /* The allowed variation to the best write EDP */
bool isConstraintApplied; /* If any design constraint is applied */
bool isPruningEnabled; /* Whether to prune the results during the exploration */
bool useCactiAssumption; /* Use the CACTI assumptions on the array organization */
int associativity; /* Associativity, for cache design only */
CacheAccessMode cacheAccessMode; /* Access mode (for cache only) : normal, sequential, fast */
long pageSize; /* Unit: bit, For DRAM and NAND flash memory only */
long flashBlockSize; /* Unit: bit, For NAND flash memory only */
RoutingMode routingMode;
bool internalSensing;
double maxNmosSize; /* Default value is MAX_NMOS_SIZE in constant.h, however, user might change it, Unit: F */
string outputFilePrefix;
int minNumRowMat;
int maxNumRowMat;
int minNumColumnMat;
int maxNumColumnMat;
int minNumActiveMatPerRow;
int maxNumActiveMatPerRow;
int minNumActiveMatPerColumn;
int maxNumActiveMatPerColumn;
int minNumRowSubarray;
int maxNumRowSubarray;
int minNumColumnSubarray;
int maxNumColumnSubarray;
int minNumActiveSubarrayPerRow;
int maxNumActiveSubarrayPerRow;
int minNumActiveSubarrayPerColumn;
int maxNumActiveSubarrayPerColumn;
int minMuxSenseAmp;
int maxMuxSenseAmp;
int minMuxOutputLev1;
int maxMuxOutputLev1;
int minMuxOutputLev2;
int maxMuxOutputLev2;
int minNumRowPerSet;
int maxNumRowPerSet;
int minAreaOptimizationLevel; /* This one is actually OptPriority type */
int maxAreaOptimizationLevel; /* This one is actually OptPriority type */
int minLocalWireType; /* This one is actually WireType type */
int maxLocalWireType; /* This one is actually WireType type */
int minGlobalWireType; /* This one is actually WireType type */
int maxGlobalWireType; /* This one is actually WireType type */
int minLocalWireRepeaterType; /* This one is actually WireRepeaterType type */
int maxLocalWireRepeaterType; /* This one is actually WireRepeaterType type */
int minGlobalWireRepeaterType; /* This one is actually WireRepeaterType type */
int maxGlobalWireRepeaterType; /* This one is actually WireRepeaterType type */
int minIsLocalWireLowSwing; /* This one is actually boolean */
int maxIsLocalWireLowSwing; /* This one is actually boolean */
int minIsGlobalWireLowSwing; /* This one is actually boolean */
int maxIsGlobalWireLowSwing; /* This one is actually boolean */
int partitionGranularity;
int localTsvProjection; // 0 -- ITRS, 1 -- Industry Reported
int globalTsvProjection; // 0 -- ITRS, 1 -- Industry Reported
double tsvRedundancy;
int monolithicStackCount; // 1 or 2 valid (2 for HRRAM-style design)
int minStackLayer;
int maxStackLayer;
bool forcedStackLayers;
bool doublePrune;
bool printAllOptimals;
bool allowDifferentTagTech;
int printLevel;
};
#endif /* INPUTPARAMETER_H_ */