Skip to content

error on fasm2bels urgent #212

@zliu1Charlotte

Description

@zliu1Charlotte

Hi, I am working inside of the ./fasm2bels repo

I am able to generate the fasm by doing make

the command is
source /home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/env/conda/bin/activate f4pga_xc_fasm2bels && python3 /home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/third_party/prjxray/utils/bit2fasm.py --db-root /home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/third_party/prjxray-db/artix7 --part xc7a200tsbg484-1 add16.bit > add16.fasm

This is great.

But the next command
source /home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/env/conda/bin/activate f4pga_xc_fasm2bels && python3 -mfasm2bels --connection_database xc7a200tsbg484-1_db --db_root /home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/third_party/prjxray-db/artix7 --part xc7a200tsbg484-1 --fasm_file add16.fasm --verilog_file add16_reversed.v --xdc_file output.xdc --input_xdc constraints.xdc

Gives errors:

Traceback (most recent call last):
  File "/home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/env/conda/envs/f4pga_xc_fasm2bels/lib/python3.8/runpy.py", line 194, in _run_module_as_main
    return _run_code(code, main_globals, None,
  File "/home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/env/conda/envs/f4pga_xc_fasm2bels/lib/python3.8/runpy.py", line 87, in _run_code
    exec(code, run_globals)
  File "/home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/fasm2bels/__main__.py", line 23, in <module>
    main()
  File "/home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/fasm2bels/fasm2bels.py", line 480, in main
    top.maybe_add_pip(set_feature.feature)
  File "/home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/fasm2bels/models/verilog_modeling.py", line 1926, in maybe_add_pip
    sink_wire = self.maybe_get_wire(parts[0], parts[2])
  File "/home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/fasm2bels/database/connection_db_utils.py", line 34, in maybe_get_wire
    phy_tile_pkey, tile_type_pkey = get_tile_type_pkey(tile)
  File "/home/pc-5/Desktop/fpga_reverse_engr/symbiflow-xc-fasm2bels/fasm2bels/database/connection_db_utils.py", line 28, in get_tile_type_pkey
    c.execute('SELECT pkey, tile_type_pkey FROM phy_tile WHERE name = ?',
sqlite3.OperationalError: no such table: phy_tile
make: *** [Makefile:65: add16_reversed.v] Error 1

thank you!

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions