-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy patharm_load_store.c
More file actions
573 lines (554 loc) · 12.3 KB
/
arm_load_store.c
File metadata and controls
573 lines (554 loc) · 12.3 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
/*
Armator - simulateur de jeu d'instruction ARMv5T à but pédagogique
Copyright (C) 2011 Guillaume Huard
Ce programme est libre, vous pouvez le redistribuer et/ou le modifier selon les
termes de la Licence Publique Générale GNU publiée par la Free Software
Foundation (version 2 ou bien toute autre version ultérieure choisie par vous).
Ce programme est distribué car potentiellement utile, mais SANS AUCUNE
GARANTIE, ni explicite ni implicite, y compris les garanties de
commercialisation ou d'adaptation dans un but spécifique. Reportez-vous à la
Licence Publique Générale GNU pour plus de détails.
Vous devez avoir reçu une copie de la Licence Publique Générale GNU en même
temps que ce programme ; si ce n'est pas le cas, écrivez à la Free Software
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307,
États-Unis.
Contact: Guillaume.Huard@imag.fr
Bâtiment IMAG
700 avenue centrale, domaine universitaire
38401 Saint Martin d'Hères
*/
#include "arm_load_store.h"
#include "arm_exception.h"
#include "arm_constants.h"
#include "util.h"
#include "debug.h"
int str(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit);
int strb(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit);
int ldr(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit);
int ldrb(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit);
int strh(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit);
int ldrh(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit);
int ldm(arm_core p, uint32_t ins);
int stm(arm_core p, uint32_t ins);
uint32_t decode_off(arm_core p, uint32_t ins)
{
if (!get_bit(ins, 25))
{
return get_bits(ins, 11, 0);
}
uint32_t rm = arm_read_register(p, get_bits(ins, 3, 0));
uint8_t shift_imm = get_bits(ins, 11, 7);
uint8_t shift = get_bits(ins, 6, 5);
if (get_bits(ins, 11, 4) == 0)
return rm;
switch (shift)
{
case LSL:
return rm << shift_imm;
case LSR:
if (shift_imm == 0)
return 0;
return rm >> shift_imm;
case ASR:
if (shift_imm == 0)
{
if (get_bit(rm, 31))
return -1;
return 0;
}
return asr(rm, shift_imm);
default:
if (shift_imm == 0)
return (get_bit(arm_read_cpsr(p), C) << 31) | (rm >> 1);
return ror(rm, shift_imm);
}
}
uint32_t decode_off_h(arm_core p, uint32_t ins)
{
if (!get_bit(ins, 22))
{
return (get_bits(ins, 11, 8) << 4) | get_bits(ins, 3, 0);
}
return arm_read_register(p, get_bits(ins, 3, 0));
}
int arm_load_store(arm_core p, uint32_t ins) {
uint8_t rn = get_bits(ins, 19, 16);
uint8_t rd = get_bits(ins, 15, 12);
int p_bit = get_bit(ins, 24);
int u_bit = get_bit(ins, 23);
int w_bit = get_bit(ins, 21);
if (get_bit(ins, 26))
{
uint32_t off = decode_off(p, ins);
switch (get_bit(ins, 22) << 1 | get_bit(ins, 20))
{
case 0b00:
return str(p, rd, rn, off, p_bit, u_bit, w_bit);
case 0b01:
return ldr(p, rd, rn, off, p_bit, u_bit, w_bit);
case 0b10:
return strb(p, rd, rn, off, p_bit, u_bit, w_bit);
default:
return ldrb(p, rd, rn, off, p_bit, u_bit, w_bit);
}
}
else
{
uint32_t off = decode_off_h(p, ins);
if (get_bit(ins, 20))
return ldrh(p, rd, rn, off, p_bit, u_bit, w_bit);
return strh(p, rd, rn, off, p_bit, u_bit, w_bit);
}
}
int arm_load_store_multiple(arm_core p, uint32_t ins) {
if (get_bit(ins, 20))
return ldm(p, ins);
return stm(p, ins);
}
int arm_coprocessor_load_store(arm_core p, uint32_t ins) {
/* Not implemented */
return UNDEFINED_INSTRUCTION;
}
/* On utilise ici le BASE UPDATED ABORT MODEL */
int str(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit)
{
uint32_t rn_cont = arm_read_register(p, rn);
uint32_t rd_cont = arm_read_register(p, rd);
uint32_t address;
int result;
if (u_bit)
{
address = rn_cont + off;
if (p_bit)
{
result = arm_write_word(p, address, rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_write_word(p, rn_cont, rd_cont);
arm_write_register(p, rn, address);
}
}
else
{
address = rn_cont - off;
if (p_bit)
{
result = arm_write_word(p, address, rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_write_word(p, rn_cont, rd_cont);
arm_write_register(p, rn, address);
}
}
if (result)
return DATA_ABORT;
return 0;
}
int strb(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit)
{
uint32_t rn_cont = arm_read_register(p, rn);
uint8_t rd_cont = (uint8_t)(arm_read_register(p, rd));
uint32_t address;
int result;
if (u_bit)
{
address = rn_cont + off;
if (p_bit)
{
result = arm_write_byte(p, address, rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_write_byte(p, rn_cont, rd_cont);
arm_write_register(p, rn, address);
}
}
else
{
address = rn_cont - off;
if (p_bit)
{
result = arm_write_byte(p, address, rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_write_byte(p, rn_cont, rd_cont);
arm_write_register(p, rn, address);
}
}
if (result)
return DATA_ABORT;
return 0;
}
int ldr(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit)
{
uint32_t rn_cont = arm_read_register(p, rn);
uint32_t rd_cont;
uint32_t address;
int result;
if (u_bit)
{
address = rn_cont + off;
if (p_bit)
{
result = arm_read_word(p, address, &rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_read_word(p, rn_cont, &rd_cont);
arm_write_register(p, rn, address);
}
}
else
{
address = rn_cont - off;
if (p_bit)
{
result = arm_read_word(p, address, &rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_read_word(p, rn_cont, &rd_cont);
arm_write_register(p, rn, address);
}
}
if (result)
return DATA_ABORT;
if (rd == 15)
arm_write_register(p, rd, rd_cont & 0xFFFFFFFC);
else
arm_write_register(p, rd, rd_cont);
return 0;
}
int ldrb(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit)
{
uint32_t rn_cont = arm_read_register(p, rn);
uint8_t rd_cont;
uint32_t address;
int result;
if (u_bit)
{
address = rn_cont + off;
if (p_bit)
{
result = arm_read_byte(p, address, &rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_read_byte(p, rn_cont, &rd_cont);
arm_write_register(p, rn, address);
}
}
else
{
address = rn_cont - off;
if (p_bit)
{
result = arm_read_byte(p, address, &rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_read_byte(p, rn_cont, &rd_cont);
arm_write_register(p, rn, address);
}
}
if (result)
return DATA_ABORT;
arm_write_register(p, rd, (uint32_t)rd_cont);
return 0;
}
int strh(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit)
{
uint32_t rn_cont = arm_read_register(p, rn);
uint16_t rd_cont = (uint16_t)(arm_read_register(p, rd));
uint32_t address;
int result;
if (u_bit)
{
address = rn_cont + off;
if (p_bit)
{
result = arm_write_half(p, address, rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_write_half(p, rn_cont, rd_cont);
arm_write_register(p, rn, address);
}
}
else
{
address = rn_cont - off;
if (p_bit)
{
result = arm_write_half(p, address, rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_write_half(p, rn_cont, rd_cont);
arm_write_register(p, rn, address);
}
}
if (result)
return DATA_ABORT;
return 0;
}
int ldrh(arm_core p, uint8_t rd, uint8_t rn, uint32_t off, int p_bit, int u_bit, int w_bit)
{
uint32_t rn_cont = arm_read_register(p, rn);
uint16_t rd_cont;
uint32_t address;
int result;
if (u_bit)
{
address = rn_cont + off;
if (p_bit)
{
result = arm_read_half(p, address, &rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_read_half(p, rn_cont, &rd_cont);
arm_write_register(p, rn, address);
}
}
else
{
address = rn_cont - off;
if (p_bit)
{
result = arm_read_half(p, address, &rd_cont);
if (w_bit)
arm_write_register(p, rn, address);
}
else
{
result = arm_read_half(p, rn_cont, &rd_cont);
arm_write_register(p, rn, address);
}
}
if (result)
return DATA_ABORT;
arm_write_register(p, rd, (uint32_t)rd_cont);
return 0;
}
int ldm(arm_core p, uint32_t ins)
{
uint32_t address = arm_read_register(p, get_bits(ins, 19, 16));
uint32_t value = 0;
int result = 0;
if (get_bit(ins, 23))
{
if (get_bit(ins, 24))
address += 4;
if (get_bit(ins, 22) && get_bit(ins, 15))
arm_write_cpsr(p, arm_read_spsr(p));
if (get_bit(ins, 22) && !get_bit(ins, 15))
{
for (int i = 0; i < 15; i++)
{
if (get_bit(ins, i))
{
result |= arm_read_word(p, address, &value);
arm_write_usr_register(p, i, value);
address += 4;
}
}
if (get_bit(ins, 15))
{
result |= arm_read_word(p, address, &value);
arm_write_usr_register(p, 15, value & 0xFFFFFFFC);
address += 4;
}
}
if (!get_bit(ins, 22))
{
for (int i = 0; i < 15; i++)
{
if (get_bit(ins, i))
{
result |= arm_read_word(p, address, &value);
arm_write_register(p, i, value);
address += 4;
}
}
if (get_bit(ins, 15))
{
result |= arm_read_word(p, address, &value);
arm_write_register(p, 15, value & 0xFFFFFFFC);
address += 4;
}
}
}
else
{
if (get_bit(ins, 24))
address -= 4;
if (get_bit(ins, 22) && get_bit(ins, 15))
arm_write_cpsr(p, arm_read_spsr(p));
if (get_bit(ins, 22) && !get_bit(ins, 15))
{
for (int i = 0; i < 15; i++)
{
if (get_bit(ins, i))
{
result |= arm_read_word(p, address, &value);
arm_write_usr_register(p, i, value);
address -= 4;
}
}
if (get_bit(ins, 15))
{
result |= arm_read_word(p, address, &value);
arm_write_usr_register(p, 15, value & 0xFFFFFFFC);
address -= 4;
}
}
if (!get_bit(ins, 22))
{
for (int i = 0; i < 15; i++)
{
if (get_bit(ins, i))
{
result |= arm_read_word(p, address, &value);
arm_write_register(p, i, value);
address -= 4;
}
}
if (get_bit(ins, 15))
{
result |= arm_read_word(p, address, &value);
arm_write_register(p, 15, value & 0xFFFFFFFC);
address -= 4;
}
}
}
if (get_bit(ins, 21))
{
switch (get_bits(ins, 24, 23))
{
case 0b00:
arm_write_register(p, get_bits(ins, 19, 16), address);
break;
case 0b01:
arm_write_register(p, get_bits(ins, 19, 16), address);
break;
case 0b10:
arm_write_register(p, get_bits(ins, 19, 16), address + 4);
break;
default:
arm_write_register(p, get_bits(ins, 19, 16), address - 4);
}
}
if (result)
return DATA_ABORT;
return 0;
}
int stm(arm_core p, uint32_t ins)
{
uint32_t address = arm_read_register(p, get_bits(ins, 19, 16));
uint32_t value;
int result = 0;
if (get_bit(ins, 23))
{
if (get_bit(ins, 24))
address += 4;
if (get_bit(ins, 22))
{
for (int i = 0; i <= 15; i++)
{
if (get_bit(ins, i))
{
value = arm_read_usr_register(p, i);
result |= arm_write_word(p, address, value);
address += 4;
}
}
}
else
{
for (int i = 0; i <= 15; i++)
{
if (get_bit(ins, i))
{
value = arm_read_register(p, i);
result |= arm_write_word(p, address, value);
address += 4;
}
}
}
}
else
{
if (get_bit(ins, 24))
address -= 4;
if (get_bit(ins, 22))
{
for (int i = 0; i <= 15; i++)
{
if (get_bit(ins, i))
{
value = arm_read_usr_register(p, i);
result |= arm_write_word(p, address, value);
address -= 4;
}
}
}
else
{
for (int i = 0; i <= 15; i++)
{
if (get_bit(ins, i))
{
value = arm_read_register(p, i);
result |= arm_write_word(p, address, value);
address -= 4;
}
}
}
}
if (get_bit(ins, 21))
{
switch (get_bits(ins, 24, 23))
{
case 0b00:
arm_write_register(p, get_bits(ins, 19, 16), address);
break;
case 0b01:
arm_write_register(p, get_bits(ins, 19, 16), address);
break;
case 0b10:
arm_write_register(p, get_bits(ins, 19, 16), address + 4);
break;
default:
arm_write_register(p, get_bits(ins, 19, 16), address - 4);
}
}
if (result)
return DATA_ABORT;
return 0;
}