Could McPAT support new hardware component in the processor?

Hi, I'm trying to evaluate the power of some innovative superscalar architecture. In some architecture, there are some new hardware components that was not present in classical processors, such as a table for specific use and a FIFO queue. I'm wondering whether there is an option in McPAT to define these newly added components? Or I have to modify the source code heavily?