Skip to content

Upload config & rtlil artefacts and add mcu_soc #10

Upload config & rtlil artefacts and add mcu_soc

Upload config & rtlil artefacts and add mcu_soc #10

Triggered via push August 9, 2025 13:08
Status Failure
Total duration
Artifacts

This workflow graph cannot be shown

A graph will be generated the next time this workflow is run.

Annotations

1 error
Invalid workflow file: .github/workflows/test-examples.yml#L1
(Line: 35, Col: 11): Unrecognized named-value: 'design'. Located at position 1 within expression: design